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A comprehensive summary and analysis of the electronic noise affecting the resolution of X-ray, γ-ray
and particle counting spectroscopic systems which employ semiconductor detectors and charge
sensitive preampliﬁers is presented. The noise arising from the input transistor of the preampliﬁer
and its contribution to the total noise is examined. A model for computing the noise arising from the
front-end transistor is also presented and theoretical calculations comparing the noise contribution of
transistors made of different materials are discussed, emphasizing the advantages of wide bandgap
transistor technology.
& 2015 The Authors. Published by Elsevier B.V. This is an open access article under the CC BY license
(http://creativecommons.org/licenses/by/4.0/).
1. Introduction
A typical detection system for X-ray, γ-ray or particle counting
spectroscopy with a photodiode consists of the detector, the
preampliﬁer, the main shaping ampliﬁer and the multichannel
analyzer (MCA) [1]. Each of these introduces noise. The detector
sets the fundamental statistical limit to the resolution of the
system with the, so called, Fano noise [2]. This is related to the
statistical nature of the ionization process. The movement of the
charge inside the detector also introduces noise, caused by
impurities and defects of the material resulting in charge trapping
[3]. The third source of noise arises from electronics. The char-
acteristic parameters of the detector, the input transistor of the
preampliﬁer circuit and the ﬁltering are all involved in the
electronics noise. The signal of the detector is supplied to the
input transistor of the preampliﬁer and it is this ﬁrst stage whose
noise plays the most important role.
Although other researchers have worked on the noise analysis
of the input transistor for low noise X-ray charge sensitive
preampliﬁers (including very notably work reported in Ref. [4]),
in this paper we present a comprehensive overview of the noise
components, focusing on those arising from the input transistor in
a feedback resistorless charge sensitive preampliﬁer, together with
theoretical calculations relating the primary characteristics of the
input transistor (including its material and geometry) to its noise
components. We calculate and theoretically demonstrate the
beneﬁts of using a wide bandgap (SiC) JFET rather than a compar-
able Si JFET, in order to inform the future development of X-ray
spectroscopy preampliﬁers for use in high temperature applica-
tions, such as space missions to the surfaces of Mercury or Venus,
or to potential hot hydrothermal vents in the oceans of Europa [5].
Input transistors for X-ray spectroscopy preampliﬁers are often
chosen to be JFETs [6–9]. JFETs have lower noise compared to
MOSFETs which results in better energy resolution [2,10,11]. This
can be attributed to JFETs having a lower 1/f noise [11]. Conse-
quently, in the present work we restrict our discussion solely to
JFETs. However, MOSFETs can be used in high density CMOS
integrated circuits where JFETs cannot be employed [12]. Study
of SiC MOSFETs for preampliﬁer applications potentially using
transistor models such as BSIM [13] and PSP [14] would be
valuable but is not included in the present work.
The noise components that constitute the electronics noise are
described in Section 2. This is done by explaining the different
phenomena which generate each noise component and their
quantitative contribution to the overall noise in terms of their
equivalent noise charge. In Section 3, the parameters of the input
JFET and their effect on the total noise of the system are examined.
In Section 4, calculations and comparison between the noise
contribution arising from the same geometry JFET made of Si
and SiC are presented.
2. Introduction to noise components
There are ﬁve main components which constitute the electro-
nics noise of the system. These are the series white noise, the
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parallel white noise, the 1/f series noise, the dielectric noise and
the induced gate current noise as they are analyzed by Bertuccio
et al. [4]. In this section, these sources are introduced in turn. The
contribution of the FET is subsequently discussed in Section 3.
2.1. Series white noise
The series white noise (voltage noise) arises from the thermal
noise of the current ﬂowing at the channel of the input JFET. The
equivalent noise charge (ENC) in e rms for the white series noise
is given by Ref. [4] as:
ENCws ¼
1
q
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
A1
2
SwsC
2
T
1
τ
r
ð1Þ
where A1 is a constant depending on the type of the signal shaping
[15]. The pulse shaper adjusts the frequency response of the signal
and noise to increase the signal to noise ratio since the frequency
spectra of the signal and the noise sources all differ [16]. Depend-
ing on the noise source, a different shape factor is used. A1 is a
shape factor of the ﬁlter for the noise with white spectral density
at the input of the ampliﬁer. CT is the total capacitance at the
preampliﬁer input. This includes the detector capacitance, Cd, the
feedback capacitance, Cf, the test capacitance, Ct, the stray capaci-
tance, Cs and the input transistor capacitance, Ci. The latter, also
referred as intrinsic gate capacitance, consists of the gate to source
capacitance, Cgs and the drain to gate capacitance, Cdg, and they are
both voltage dependent capacitances. They arise due to the
depletion layer of the junctions which acts as a dielectric and
therefore they depends on the source to gate voltage, VGS, and the
drain to gate voltage, VGD. In most ampliﬁer applications, the drain
to gate voltage is greater than the source to gate voltage. The
capacitance of an abrupt junction is an inverse function of the
square root of the junction voltage [17]. Thus, Cgs is higher than
Cdg, this difference becomes even larger when the source to gate
junction is forward biased because its depletion layer decreases.
The time parameter, τ, is the shaping time of the ﬁlter (shaping
ampliﬁer). This time parameter is proportional to the width of the
δ-response of the ﬁlter, h(t) [15]. Since the series white noise is a
continuous signal in frequency domain, its spectrum is referred to
as power spectral density [18]. A power spectral density has unit of
V2 Hz1 and an important characteristic is that its integral over all
possible frequencies equals the average signal power [19]. The
series white noise power spectral density, Sws, (also known as
spectral voltage noise density of thermal noise) can be approxi-
mated to the thermal noise of a noise resistance, Rs, in series with
the gate [20] such that
Sws ¼ 4kTRs ¼ 4kT
γ
gm
ð2Þ
where gm is the FET transconductance which determines the
change in drain current, ID, due to a change in gate to source
voltage, VGS [21], where
gm ¼
ΔID
ΔVGS
ð3Þ
The parameter γ is the dimensionless product of noise resis-
tance, Rs, and transconductance, gm [22]. The noise resistance, Rs, is
a function of the drain to source voltage, VGS, and the velocity
saturation parameter, γ0. The velocity saturation parameter is a
constant dependant on the FET bias condition and the channel
length l. Speciﬁcally, γ0 is given by
γ0 ¼ Vp
lE0
ð4Þ
where Vp is the pinch-off voltage. Vp is the corresponding voltage
value of drain to source voltage, VDS, plus the built in voltage Vbi
(described in Section 4) where the channel is fully depleted and
saturation current ﬂows through the channel, with the gate
shorted. Its value depends on the doping density, ND, and the
geometry of the device, such that
Vp ¼
qh2ND
2εε0
ð5Þ
where h is the height of the channel (i.e. half the distance between
the p-type materials that are connected to the gate terminals in an
n channel JFET), ND is the doping concentration in the channel and
ε and ε0 are the relative permittivity of the material and the
permittivity of free space, respectively [23]. The parameter E0 in
Eq. (4) is an empirically determined constant which relates the
experimental measurements of the carrier mobility, μ, in a uni-
form channel FET with the electric ﬁeld, E. For example, the
parameter E0 has been found to be equal to 0.85104 V/cm for a
n-type silicon material [24]. Hence, γ0 is also determined by the
material. As an example, for the n-type Silicon JFET, 2N4338, with
l¼12 μm and Vp¼1 V, the velocity saturation parameter γ0 equals
to 0.098 [11]. From Ref. [22], the parameter γ may be approxi-
mated to
γ ¼ 0:7þVp  VGS
2lE0
ð6Þ
Alternatively, substituting lE0 of Eq. (6) with its equal from
Eq. (4), and rearranging, the dimensionless product of noise
resistance, Rs, and transconductance, gm, produces
γ ¼ 0:7þγ
0
2
1 VGS
Vp
 
ð7Þ
The series white noise dominates at short shaping time due to
its inversely proportional relationship with the shaping times
(Eq. (1)).
2.2. Parallel white noise
Parallel white noise (current noise) arises from the shot noise
of the FET gate current, IG, and detector's leakage current, ILD [4].
This is due to the discrete nature of electric charge [25]. Another
source of the parallel white noise is the feedback resistor Rf, in
preampliﬁers that have them.
From Ref. [4], the ENC of the white parallel noise is given by
ENCwp ¼
1
q
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
A3
2
Swpτ
r
ð8Þ
where A3 is a constant depending on the shape of the pulse
determined by the shaper [15]. This number is the shape factor of
the ﬁlter for the noise with 1/f2 power spectral density at the input
of the shaping ampliﬁer. The parallel white noise power spectral
density Swp (also known as spectral current noise density of shot
noise) is
Swp ¼ 2qα0 ILDþ IGð Þþ
4kT
Rf
ð9Þ
in which α0 ¼1 for full shot noise [4]. Full shot noise is present
when the motion of electrons can be regarded randomly and
independently of each other and hence Poissonian statistics
describe the transfer of electrons. Parallel white noise dominates
at long shaping times, whereas it can be considered less important
than other types of noises at short shaping times (Eq. (8)).
2.3. 1/f series noise
The 1/f series noise arises from the ﬂicker noise of the drain
current of the preampliﬁer input transistor. This is due to the
generation and recombination of carriers in the two depleted
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regions from impurity atoms and lattice defects. The ﬂuctuation in
the depleted regions' charge changes the width of the channel
which results in ﬂuctuations of the drain current, ID [25]. If the
trapping and releasing of carriers were purely random, the noise
spectrum would be uniform. Since this process occurs indepen-
dently in time, the noise spectrum deviates from white noise, in a
certain frequency range [16]. In the rare situation where only one
time constant is involved in these events, the power spectral
density has a 1/f2 distribution and when more than one time
constants are involved, the distribution of the power spectral
density becomes a nearly ideal 1/f response.
The ENC of the 1/f series noise is given by Ref. [4] as
ENC1=f ¼
1
q
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
A2πAf C
2
T
q
ð10Þ
where A2 is a constant depending on the type of signal shaping
[15]. The corresponding spectral voltage noise density is Af/f,
where Af is a constant characteristic of the transistor and can be
expressed as
Af ¼
Hf
Ci
¼ γ2kT=π
 
f c=f T
 
Ci
ð11Þ
where fT is the transition frequency and fc is the corner frequency
of the JFET. The transition frequency, fT, is the frequency where the
unity current gain is achieved, i.e. i0¼ ii [11],
f T ¼
gm
2πCi
ð12Þ
The corner frequency, fc, is where the white spectral density
and the 1/f spectral density are equal. The ratio fc/fT depends only
on the bias of the transistor, as can be seen in Section 3.2, Eq. (24).
For a given technology and ﬁxed bias conditions, Hf is constant for
FETs that differ only in channel width W [4]. 1/f noise is τ
independent (Eq. (10)).
2.4. Dielectric noise
Dielectric noise arises from thermal ﬂuctuations in insulators
that are close to, or in contact with, the preampliﬁer input [4].
Polarization in lossy dielectrics can cause ﬂuctuations in electric
charge density. The ﬁeld that is consequently set up, draws current
from the external circuit [26]. This current can add substantially to
the noise. In other words, the dielectric material is inserted into a
stray capacitance and its distribution in the vicinity of the FET gate
affects the dielectric noise. The feedback capacitance, test capaci-
tance, the dielectrics of the transistor as well as the material of the
PCB all contribute to the dielectric noise. Hence, great attention
should be given to their dissipation factors. Also, FET's package and
the passivation of its surface may be regarded as lossy dielectrics,
which in turn increase the noise of the system.
The ENC for the dielectric noise is given by
ENCD ¼
1
q
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
A22kTDCdie
p
ð13Þ
where Cdie represents the lossy dielectrics with a (dimensionless)
dissipation factor of D. The dissipation factor D is deﬁned as
D¼ G ω
0ð Þ
ω0Cdie
ð14Þ
where G(ω0) is the loss conductance at an angular frequency ω0
associated with the lossy capacitance Cdie [26]. Each capacitance in
the system can be regarded as lossy, with an associated dissipation
factor and is considered separately. The dissipation factor for low
loss dielectrics is in the range of 105 [26], whereas lossy materials
exhibit higher D resulting in higher dielectric noise. For example,
the dissipation factor for Si is 2104 [26].
Lossy dielectrics generate a noise current spectrum in parallel
with the input, proportional to f, which when integrated on the
input capacitance becomes 1/f noise [20]. The dielectric noise
contribution is independent of both the input capacitance and the
shaping time constant τ (Eq. (13)). Eliminating the package of the
FET by integrating the FET's die onto the detector is clearly
advantageous [7] as is integrating the FET with the detector as in
a DEPFET detector [27].
2.5. Induced gate current noise
Induced gate current noise arises from ﬂuctuations in the gate
charge due to ﬂuctuations in the drain current [25]. This is caused
from the capacitive coupling between the gate and the channel of
the JFET. Since both stem from the same noise origin, the random
motion of carriers in the channel, the induced gate current noise,
Sig, is correlated with the drain current noise, Sws, with an
imaginary coefﬁcient c¼ jco [4].
The power spectral density of the induced gate current noise is
proportional to frequency, ω, and is given by
Sig ¼ Swsω2C2gsδ ð15Þ
where both δ and c0 are experimentally measured factors [4]. The
factor δ, which is dimensionless and depends upon the bias
condition, was calculated for a simpliﬁed FET model by Bertuccio
et al. [4] to be δE0.25.
The correlation factor, c0, between the drain current, ID, and the
induced gate charge is a function of the pinch-off voltage, Vp, the
voltage at the gate, VGS, the voltage at the drain, VDS, and the
diffusion potential of the gate-channel junction, Vdif (also known
as built in voltage [28]) [29]. By deﬁnition, it can be calculated
once the gate current noise, Sig, and the drain current noise, Sws,
are calculated. In saturation, c0 has been previously calculated
using an approximation method which allowed the calculation of
Sig and Sws, resulting in a value of c0 to be approximately 0.4 [29].
The corresponding equivalent noise charge, ENCwsc, which takes
into account Sws, Sig and their correlation [4] equals
ENCwsc ¼
1
q
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
A1SwsGcC
2
T
1
τ
r
¼ ENCws
ﬃﬃﬃﬃﬃﬃ
GC
p
ð16Þ
where,
GC ¼ 1þ
Cgsδ
C0dþCi
 2
2c0Cgsδ
C0dþCi
" #
ð17Þ
GC is a correction factor which enhances or reduces the
contribution of the white series noise (Eq. (16)).
The induced gate current noise can be important at short
shaping times where the white series noise can be dominant.
3. Contribution of the input JFET
The contribution of the input transistor to the total noise of the
system is examined in this section. Although in traditional cooled Si
FETs the total noise is often dominated by the 1/f and the white series
noise [30], in wide bandgap spectroscopy systems operating at high
temperatures, the parallel white noise and the dialectic noise can be of
great signiﬁcance [31,32]. The input transistor's contribution is exam-
ined by expressing the total squared equivalent noise charge of the
system in terms of the detector's and transistor's parameters while the
detector is assumed to be ideal (i.e. no noise arises from it) in
Section 3.2. Thereinafter, the capacitance matching of the input
transistor to the detector is presented in Section 3.3. Lastly, the gate
current of the JFET is explained in Section 3.4.
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3.1. Squared equivalent noise charge
The squared equivalent noise charge [10] is useful for comput-
ing the total ENC from all noise sources, such that
ENC2 ¼ 1
q2
aC2TA1
1
τ
þbA3τþ2πaf C2TA2þ
bf
2π
Α2
 
ð18Þ
The total squared equivalent noise charge simply originates
from summating the ENC from all noise components in quad-
rature. The ﬁrst term in Eq. (18) is the series white noise, the
second term is the parallel white noise, the third term is the 1/f
noise and the fourth term is the dielectric noise (the induced gate
current noise has been excluded). The dependency of the ENC2 on
the shaping time, τ, is emphasized in Eq. (18).
In Eq. (18), a (measured in V2/Hz) is the contribution of the
white series noise and is given by
a¼ γ2kT
gm
ð19Þ
This is derived by comparing Eq. (18) with Eqs. (1) and (2).
In Eq. (18), b (measured in A2/Hz) is the contribution of the
white parallel noise, such that
b¼ q ILDþ IGð Þ ð20aÞ
This is derived by comparing Eq. (18) with Eqs. (8) and (9), for
the case that there is no feedback resistor, Rf. However, when there
is feedback resistor Rf, the contribution of the white parallel noise
becomes
b¼ q ILDþ IGð Þþ
2kT
Rf
ð20bÞ
In Eq. (18), af is the coefﬁcient of the 1/f noise, where
af ¼
γ2kT=π
 
f c=f T
 
2Ci
ð21Þ
This is derived by comparing Eq. (18) with Eqs. (10) and (11).
Lastly, in Eq. (18), bf is the coefﬁcient for the dielectric noise and
equals
bf ¼ 4kTπDCdie ð22Þ
This is derived by comparing Eq. (18) with Eq. (13).
3.2. Contribution of the input transistor to the total noise in
summary
The overall ENC is calculated using Eq. (18). The intention of
this is to elucidate which JFET parameters affect the noise and how
they do so. The ﬁrst approximation to the problem is by assuming
that the detector capacitance, Cd, is negligible and only the
transistor's input capacitance, Ci, is regarded as the total capaci-
tance, CT. Also, the detector's leakage current, ILD, is assumed to be
zero. Making all other sources of noise ideal, the ENC which arises
only from the input JFET is computed. Hence, Eq. (18) becomes
ENC2 ¼ 1
q2
γ
2kT
gm
C2i A1
1
τ
þqIGA3τþ γ2kT
  f c
f T
 
CiA2 þ2kTDCiA2
 
ð23Þ
The parameters of the input FET that directly affect the ENC are
its gate current, IG, its input capacitance, Ci, the ratio between the
corner and transition frequency, fc/fT, its transconductance, gm, and
the dissipation factor, D, of the JFET's material.
The ENC contribution of some different FETs due to the white
parallel noise was plotted by Bertuccio et al. using Eq. (8). (Fig. 1 in
Ref. [4]); the equivalent noise charge was plotted as a function of
FETs' gate leakage current (which is part of gate current IG as is
explained in Section 3.4) with τ as a parameter. The transistor's
gate leakage current is a source of parallel white noise and should
be minimized. It can be clearly seen from Fig. 1 in Ref. [4] that it is
the dominant source of noise at long shaping times and can be
negligible at short τ.
The ENC contribution of different FETs due to the series white
noise was plotted by Bertuccio et al. using Eq. (1) (Fig. 2 in Ref. [4]).
The equivalent noise charge was plotted as a function of Ks with τ
as a parameter, where, was used for comparison purposes [4].
Increases in the transistor's gate intrinsic capacitance, Ci, (included
in the total capacitance, CT) cause larger drain current shot noise
contributions at the output and hence Ci should be kept as low as
possible to limit the series white noise. It can be clearly seen from
Fig. 2 in Ref. [4] that Ci is a signiﬁcant source of noise at short
shaping times and can be negligible at long shaping times.
Regarding the ratio fc/fT, it can be seen from Eq. (23) that it
should be minimized for the 1/f noise to be minimized. This ratio is
given by the following equation [11],
f c
f T
¼ q VGSVp
 α1=f
kT
ð24Þ
in which VGS is the gate to source voltage, and α1/f is a dimension-
less 1/f parameter (also known as the Hooge parameter) which
depends on the quality of the semiconductor material and any
damage present in the FET. For instance, this parameter depends
on whether or not the current in the JFET ﬂows through a region
damaged by implantation [11]. Hence, this parameter cannot be
directly analytically calculated in theory, but it can be calculated,
once fc is experimentally observed, using the equation,
α1=f ¼
f c2πkTCi
q gm VGSVp
  ð25Þ
The corner frequency, fc, can be obtained by measuring
the equivalent input spectral voltage noise density squared
(in V2/Hz) of the JFET. This noise includes both the white series
noise (Section 2.1) and the 1/f noise (Section 2.3). The 1/f para-
meter, α1/f, should be as small as possible to minimise the ratio fc/
fT, as can be seen from Eq. (24). This consequently results in
requiring the transistor input capacitance, Ci, to be as low as
possible and the transistor transconductance, gm, to be as high as
possible. This is in agreement with Eq. (23), where, by having a
large a value of transconductance, the series white noise spectral
density is decreased and the overall ENC is also decreased.
Two other transistor parameters which indirectly affect the
noise are the gate length, l, and the channel width, W. Both the
transconductance and the transistor input capacitance are propor-
tional to the channel width such that
gm ¼
WhqμND
l
1
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
VGSþVbi
Vp
s !
ð26Þ
where μ is the carrier mobility, Vbi and Vp are the built in voltage
and the pinch off voltage respectively; both are deﬁned in Section
4. The capacitance for a one-sided abrupt junction, as the gate to
channel junction can be regarded, is given by
Ci ¼
εε0Wl
H xð Þ ð27Þ
where H(x) is the width of the depletion region at a distance x
from the source and is function of VGS [23].
Since the goal is to have transistor input capacitance, Ci, as
small as possible and the transconductance, gm, as high as possible,
as has been made clear above, there is a trade off in selecting the
ideal channel width.
When the detector capacitance dominates (Cd⪢Ci), increasing
the channel width results in only negligible increment of transis-
tor input capacitance, where at the same time the increased
transconductance leads to lower ENC [16]. When the transistor
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input capacitance dominates (CdoCi) and the width of the channel
is increased, the positive contribution of the higher transconduc-
tance to the total noise is overridden by the increased transistor
input capacitance, Ci. It should be noted here that in the capaci-
tively matched case (Cd¼Ci), the total ENC is minimized (see
Section 3.3).
Since the transistor input capacitance, Ci, is proportional to the
gate length (Eq. (27)), it is decreased as l is decreased resulting in
higher transition frequency, fT (Eq. (12)). Furthermore, a smaller
gate length, l, results in a higher transconductance (Eq. (26)).
Hence, decreasing the channel length has a positive effect at both
the series white noise and 1/f noise. However, the smaller the gate
length, l, the higher the drain current, ID, becomes [28], i.e.
IDp
1
l
ð28Þ
Since part of the gate to channel leakage current (which is part
of IG as explained in Section 3.4) is a linear function of drain
current, ID, it increases with decreased gate length, l, [33] (the total
IG is analyzed in Section 3.4). This results in increased parallel
white noise.
Moreover, the transition frequency, fT, in the non-saturated
case, fTns, is given by Ref. [23] as
f Tns ¼
μVDS
2πl2
ð29aÞ
and in the saturation case as
f Ts ¼
vs
2πl
ð29bÞ
where μ is the carrier mobility (electron mobility in an n-channel
and hole mobility in a p-channel JFET [28]). The non-saturated
case refers to relatively low internal (to the device) electric ﬁeld, E,
where the proportionality of the carrier velocity, vd, to the
magnitude of the electric ﬁeld still holds [28]. For higher electric
ﬁelds, the carrier velocity equals the saturation velocity, vs, and
does not further increase with electric ﬁeld increment. The trade
off in selecting the gate length, l, has been already discussed.
Maintaining a high transition frequency requires high carrier
mobility in the channel (Eq. (29a)). However, for short channel
length JFETs, the carrier velocity saturates at low drain to source
voltages, VDS, and the transition frequency becomes proportional
to the saturation velocity (Eq. (29b)). Hence, materials with higher
carrier saturation velocity are advantageous.
3.3. Matching detector and transistor capacitance
The requirements for transistor's parameters when Cd¼0 were
discussed in Section 3.2. However, in this section, the detector
capacitance, Cd, is not assumed to be zero. Hence,
CT ¼ CdþCf þCtþCsþCi ¼ C 0dþCi ð30Þ
where C 0d is the input load capacitance and all the other capaci-
tances have been deﬁned in Section 2.1.
Starting from Eq. (1), it can be shown that transistor input
capacitance Ci, should match the input load capacitance C
0
d.
Substituting the series white noise spectral density (Eq. (2)) into
Eq. (1), ENCws is shown to be
ENCws ¼
1
q
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
A1
2
γ
4kT
gm
C2T
1
τ
s
ð31:1Þ
Substituting the transconductance from Eq. (12) into the above
Eq. (31.1) and rearranging
ENCws ¼ 1q
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
A1
2τ
γ
4kT
f T2π
s
CTﬃﬃﬃﬃ
Ci
p ð31:2Þ
Substituting CT from Eq. (30) into Eq. (31.2):
ENCws ¼
1
q
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
A1
2τ
γ
4kT
f T2π
C0dþCiﬃﬃﬃﬃ
Ci
p
s
ð31:3Þ
Taking the square root and squaring C 0d and Ci, and rearranging,
ENCws equals:
ENCws ¼
1
q
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
A1
2τ
γ
4kT
f T2π
s ﬃﬃﬃﬃﬃ
C 0d
q ﬃﬃﬃﬃﬃC 0d
Ci
s
þ
ﬃﬃﬃﬃ
Ci
p ﬃﬃﬃﬃCi
Ci
s0
@
1
A ð31:4Þ
where the fraction Ci/Ci (¼1) is substituted with the fraction C 0d=C 0d
(¼1)
ENCws ¼ 1q
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
A1
2τ
γ
4kT
f T2π
s ﬃﬃﬃﬃﬃ
C 0d
q ﬃﬃﬃﬃﬃC 0d
Ci
s
þ
ﬃﬃﬃﬃﬃ
Ci
C0d
s0
@
1
A ð31:5Þ
where the fraction C 0d/Ci is substituted with the parameter m
ENCws ¼
1
q
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
A1
2τ
γ
4kT
f T2π
s ﬃﬃﬃﬃﬃ
C 0d
q
m1=2þm1=2
 	
ð32Þ
Substituting Af (Eq. (11)) into Eq. (10) and rearranging as above,
gives
ENC1=f ¼
1
q
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
A2γ2kT
f c
f T
C 0d
s
m1=2þm1=2
 	
ð33Þ
In order to minimise the white series noise and the 1/f noise,
low capacitance detectors, Cd, transistors with the highest fT
(Eq. (12)) and highest ratio fT/fc (Eq. (24)) are required. Regarding
the ideal transistor, high fT is achieved with high transconduc-
tance, gm, and low input capacitance, Ci, as seen from Eq. (12).
However, it can be seen from Eqs. (32) and (33), that low white
series and 1/f noise requires capacitively matching the transistor
with the input load capacitance, C0d. Consequently, the ideal
transistor has an input capacitance Ci which depends on the
detector and all other input capacitances.
Hence, when
Ci ¼ C 0d ¼ CdþCf þCtþCs ð34Þ
m¼1, and consequently lower white series and 1/f noises are
achieved. Overall, the aim is to decrease C 0d as much as possible
and then match the transistor input capacitance Ci to that value.
3.4. Gate current
The characteristics of the ideal input FET, in terms of noise,
have been discussed in the previous sections. However, the
requirements for the input JFET are also affected by the speciﬁc
application. In preampliﬁer circuits where an n-channel JFET is
used in the forward bias mode (a p-channel JFET can also be
employed in the forward bias mode) there is no feedback resistor
[6] and consequently the parallel white noise is reduced. However,
the operating bias point (VGS) in this speciﬁc conﬁguration sets the
gate current, IG, the transconductance, gm, and the transistor input
capacitance, Ci.
In the conventional (i.e. reverse bias) mode of a JFET, ideally,
the current ﬂowing at the gate, IGRM, is zero. However, in a real
transistor, there are three components which constitute the gate
current [17]. Two of them are the leakage current ﬂowing at the
gate to drain junction, IDGl, and the leakage current ﬂowing at the
gate to source junction, IGSl, whose directions depend on whether
the JFET is n- or p-channels. They simply result from two
processes: thermal ionization (generation) of carriers within the
depletion regions of the junctions and diffusion of minority carriers
due to reverse biasing. The third component, I3, results from
carriers generated in the drain to gate depletion region from
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impact ionization by the drain current carriers. This current, I3, is
linear function of ID and exponential function of VDG [17]. The
summation of the drain to gate leakage current IDGl and I3 is
termed the total drain to gate current, IDG.
IDG ¼ IDGlþ I3 ð35Þ
and the total gate current, IGRM, when the JFET operates in the
reverse (conventional) mode is given by
IGRM ¼ IGSlþ IDG ð36Þ
When the JFET is used in forward bias mode (i.e. with the gate
slightly positive), the gate to source junction conducts like a
normal diode, and IGS is formed from majority carriers (rather
than being the leakage current IGSl resulting from the diffusion of
minority carriers). The drain to source junction is still reverse
biased, and leakage current, IDGl, ﬂows. The third component, I3, is
still present. The gate current, IGFM, consists of the summation of
these three components, and all of them contribute to the parallel
white noise (Eq. (9)).
In this mode, the input FET is forward biased by the leakage
current of the detector, ILD, which enters the preampliﬁer at the
gate of the FET and also the current from drain to gate IDG. Both
currents ﬂow from gate to source junction. Hence, IGS equals to:
IGS ¼ ILDþ IDG ð37Þ
and the total gate current when the JFET is used in the forward
bias mode, IGFM, is
IGFM ¼ IGSþ IDG ¼ IGSþ IDGlþ I3 ð38Þ
Combining Eqs. (37) and (38), IGFM can be obtained
IGFM ¼ ILDþ2IDG ð39Þ
A reduction of the total noise of the system is achieved by
minimizing all three components of Eq. (38). The gate to source,
IGS, current is minimized by using a detector with low leakage
current; at high temperatures this can require a detector made
from a wide bandgap material such as SiC [34] or AlGaAs [35]. The
drain to gate leakage current, IDGl, can be kept to a minimum by
keeping the junction at low temperature but unfortunately this is
not always a practical option; as a consequence, wide bandgap
FETs (Section 4) are required for high temperature environments;
as an approximation in Si, thermal ionization of carriers double in
magnitude for each 10 1C temperature increase [17]. The third
component, I3, is decreased as the drain current, ID, decreases.
Since the input JFET is used in the saturation region, and the drain
current in saturation is proportional to drain to source saturation
current with gate shorted, IDSS, a JFET with relatively small IDSS
should be used [28].
For simplicity reasons, and since IGS is bigger than IDG, in the
forward bias mode, the gate to source current, IGS, is sometimes
referred as the gate current IGFM, and Eq. (38) takes the following
form
IGFM  IGS ¼ ILDþ IDG  ILD ð40Þ
The contributions of these two components to the parallel
white noise (Eq. (9)), ILD and IGFM, are regarded separately due to
there being two statistically independent shot noises which arise
from them (i.e. shot noise of ILD and shot noise of IGFM). Detector
leakage current, ILD, can vary from less than 1 pA [12] to hundreds
of pA, or even nA, depending on detector type and temperature.
4. Wide bandgap materials
In this section, the advantages of a wide bandgap JFET, such as
SiC, over Si are examined. This is done by comparing the noise
contribution of two identical JFETs with their only difference being
the semiconductor material. More speciﬁcally, the noise arising
from a previously reported n-channel 6H-SiC JFET is computed at
different shaping times and room temperature when operating
under normal conditions in a charge sensitive preampliﬁer with-
out the feedback resistor (VDS in the saturation region and VGS40).
Thereinafter, the noise arising from the same geometry JFET made
of Si is calculated and compared to the former case.
An epitaxial n-channel 6H-SiC JFET is used [36]. Its channel
length, width and height are l¼10 μm, w¼100 μm, and h¼0.3 μm
respectively; the donor concentration in the channel, ND, and the
acceptor concentration in the gate, NA, are 11023 m3 and
21025 m3, respectively [36].
4.1. Model calculations
The noise contribution was computed using Eq. (23). The input
capacitance, Ci, was calculated using Eq. (27) and it was assumed
that only the gate to source junction contributes to its input
capacitance (see Section 2.1). Hence,
Ci 
εε0W l2
 
Ws
ð41Þ
whereWs (the gate to source depletion region width) is calculated,
in accordance with Ref. [23], by
Ws ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2εε0
qND
VGSþVbið Þ
s
ð42Þ
The built in potential between the p-n junction, Vbi, equals
Vbi ¼
kT
q
ln
NDNA
n2i
ð43Þ
in which NA is the doping concentration of the p-type gate (in an
n-channel JFET) and ni is the intrinsic carrier concentration given
by
ni ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
NcNv
p
eEg=2kT ð44Þ
Eg is the bandgap of the semiconductor material and Nc and Nv
are the effective density of states in the conduction and valence
bands respectively [23].
The transconductance, gm, was calculated using Eq. (26). The
ratio fc/fT was calculated using Eq. (24).
The dimensional 1/f parameter, a1/f, depends on the quality of
the JFET material and material damage [11], as has been discussed
in Section 3.2. The a1/f values often observed after 1980 for Si JFETs
are 10–8oa1/f o10–6 [11]. For SiC JFETs, this value has typically
been measured to be higher, reaching a value of a1/fE10–6 after
proper annealing [37,38]. Since this dimensionless parameter
cannot be analytically calculated based on the geometry and the
material of each device, for the current modeling moderate values
of 10–7 and 10–6 have been used for the Si and SiC JFETs,
respectively.
The gate current was computed from Eq. (39) taking into
account only the contribution of the input JFET (ILD¼0) such that
IGFM ¼ 2IDG ¼ 2ðIDGlþ I3Þ ð45Þ
where the leakage current at the drain to gate junction was
computed by
IDGl ¼ ADG
qDpn2i
LpND
þqDnn
2
i
LnNA
þqniWD
τg
 
ð46Þ
where ADG is the cross section area of the junction [39]. The sum of
the ﬁrst two terms in Eq. (46) is the saturation current due to
diffusion, Idiff, (holes diffuse to n-type and electrons to p-type), and
the third term is the generation current due to reduction in carrier
concentration under reverse bias, Igen [39]. The hole diffusion
coefﬁcient, Dp, and the electron diffusion coefﬁcient, Dn, were
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computed from the Einstein relation
Dp ¼
kT
q
μh ð47aÞ
Dn ¼ kTq μe ð47bÞ
where μh and μe are the hole and electron mobility in the
semiconductor material. The hole diffusion length Lp and the
electron diffusion length Ln were computed by
Lp ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
Dpτp
q
ð48aÞ
Ln ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
Dnτn
p
ð48bÞ
where τp and τn are the hole and electron lifetime respectively
[23]. The generation current takes place in the depletion region
between the drain and gate, which has a depletion-layer width,
WD ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2εε0
qND
VDGþVbið Þ
s
ð49Þ
The generation carrier lifetime τg in Eq. (46) was calculated by
τg ¼ 1þ nni
 
τpþ 1þ pni
 
τn ð50Þ
where p and n are the hole and electron concentrations in the
depletion region and are both functions of the applied voltage and
the distance from the two boundaries of the depletion region and
the n and p sides [39]. For a given applied voltage, VDG, the
electron concentration, n, starts from a maximum value of nn
(¼ND) at the boundary of the depletion region with the n side and
decreases to a minimum value of np at the boundary of the
depletion region with the p type side, where, in accordance with
Ref. [23],
np ¼
n2i
NA
exp
qVDG
kT
 
ð51Þ
Similarly, for a given applied voltage, VDG, the hole concentra-
tion, p, starts from a maximum value of pp (¼NA) at the boundary
of the depletion region with the p side and decreases to a
minimum value of pn at the boundary of the depletion region
with the n type side, where, as per Ref. [23],
pn ¼
n2i
ND
exp
qVDG
kT
 
ð52Þ
Since the product np of the electron and hole concentration is
constant for a given applied voltage at both the boundaries of the
depletion region as well as at all the intermediate points, the
electron and hole concentration at the boundary of the depletion
region with the n side was used to calculate the generation
lifetime, τg (Eq. (50)).
The impact ionization current, I3, is normally negligible at low
VDG, where the leakage current of the junction is dominant [17].
Moreover, I3 decreases with increasing temperature due to its
dependant on carrier mobility. For simplicity reasons, the impact
ionization current I3 is considered negligible in the present
calculations. However, its linear function with the drain current
ID implies that JFETs with lower ID are favorable. The drain current
at saturation region IDsat was computed by
IDsat ¼
Wμq2h3
6εε0l
NDef f nch 13
VGSþVbi
Vp
 
þ2 VGSþVbi
Vp
 3=2" #
ð53Þ
where the effective donor concentration NDeff at the channel is
approximately equal to ND, and nch is the electron concentration at
the channel region which equals to ND for Si at room temperature
(where the carrier concentration is fully activated). The ionized
carrier concentration in the channel, nch, is much lower than ND,
for the SiC JFET, at room temperature (not all carriers are activated)
and it was computed to be 91021 m3 based on experimental
results according to Ref. [36].
4.2. Material properties
The values of the materials' properties used for the present
modeling can be seen at Table 1. It should be noted that the
parameters given are temperature, T, and dopant concentration
dependent. Consequently, the used values should be changed for
conditions other than those stated.
4.3. Computed parameters
In this paragraph, the computed JFET's parameters using the
equations described in Section 4.1 are presented and discussed. For
equality of comparison, both JFETs are assumed to have the same
geometry and doping concentrations. All calculations are done for
T¼300 K, VGS¼0.2 V (slightly positive gate as required in a feed-
back resistorless preampliﬁer [6]) and VDS¼9 V (JFET operating in
saturation region i.e. VDSZVT and thus ID¼ IDsat) unless otherwise
speciﬁed. A comparison between the computed parameters for the
two JFETs is presented in Table 2.
Due to its wider bandgap, SiC has much lower intrinsic carrier
concentration ni (Eq. (44)) compared to Si at a given temperature
(here T¼300 K). In other words, fewer carriers are thermally
generated in SiC than in Si. This has a number of effects.
First of all, smaller ni results in higher built in voltage Vbi
(Eq. (43)) which in turns results in lower input capacitance, Ci (Eq.
Table 1
Values of properties used in this study for Si and 6H-SiC for T¼300 K, ND¼11023 and NA¼2.21024. With the
exception of the dissipation factors for Si [26] and SiC [40], the physical properties for both materials were drawn from
Ref. [41].
Parameter Si 6H-SiC
Dielectric constant 11.70 9.66
Bandgap (eV) 1.12 2.96
Effective density of states in the conduction band (m3) 3.21025 9.01024
Effective density of states in the valence band (m3) 1.81025 2.51025
Electron mobility (m2 V1 s1) 0.1400 0.0400
Hole mobility (m2 V1 s1) 0.0450 0.0090
Electron lifetime (s) 5106 1109
Hole lifetime (s) 2105 4.5107
Dissipation factor 2104 E106
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(41)) i.e. the gate to source depletion region is wider in the SiC JFET
compared to Si JFET. The biggest effect of the intrinsic carrier
concentration is at the gate current (Eq. (46)), as it can be seen in
Table 2. The gate current (with the impact ionization current, I3,
excluded) in the SiC JFET is 30 orders of magnitude lower than the
Si JFET at T¼300 K. For higher drain to source voltages, VDS, where
the impact ionization component dominates, the difference
between the gate current at the Si JFET and the SiC JFET becomes
even bigger due to its linear dependency on the drain current ID
( 50 times higher in the Si JFET than in the SiC JFET). The effect of
the gate length, l, on the equivalent noise charge was discussed in
Section 3.2. Although decreasing the gate length results in higher
drain current at saturation region IDsat (Eq. (53)), which in turn
increases the gate current (due to larger I3), this effect is smaller in
wide bandgap semiconductor JFETs compared to Si.
As far as the transconductance is concerned, the higher
electron mobility in Si has a more positive effect compared to
SiC (Eq. (26)). Also, the ratio between the corner and transition
frequency, fc/fT, has found to be higher in the SiC JFET than in the Si
JFET, resulting in higher 1/f noise. This is due to the different
Hooge parameter.
4.4. Equivalent noise charge
Once the parameters of both JFETs were computed using the
equations from Section 4.1, the equivalent noise charge, ENC,
arising from the input JFET was calculated using Eq. (23). The
calculated overall ENC for both JFETs as a function of the shaping
time, τ, at T¼300 K can be seen in Fig. 1.
For the Si JFET, its sub-microsecond ENC is limited by its white
series noise (arising from the ratio Ci2/gm) and by its dielectric
noise. As the shaping time increases (τ40.5 μs), the white parallel
noise becomes dominant (arising from the gate current), increas-
ing further the equivalent noise charge.
The SiC JFET is also limited by its white series noise in the sub-
microsecond shaping time range. Although both transistors have
comparable white series noise in this shaping time range, and the
1/f series noise is higher in the SiC JFET than in Si JFET, the overall
computed ENC of the SiC device is approximately equal to the Si
device. This is due to the lower dissipation factor of the SiC
material compared to Si resulting in lower dielectric noise.
In contrast with the Si JFET, as the shaping time becomes
longer, the overall ENC for the SiC JFET decreases. At long shaping
times the white parallel noise dominates. Since the gate current in
the SiC JFET is negligible, a shaping time increase reduces the
equivalent noise charge arising from the SiC device, reaching the
lower limit set by the 1/f noise, as shown in Fig. 1.
The contribution of the white parallel noise to the overall ENC
for the Si JFET is emphasized. The ENCwp was computed for the Si
device at T¼300 K using the parameters stated at Table 1.
Although these parameters are temperature dependent, they can
be regarded unchanged for small temperature changes. Hence,
making the assumption that the parameters of Table 1 are stable
for the temperature range 300710 K, the equivalent noise charge
contribution due to white parallel noise was calculated at the same
temperature range for the Si JFET and τ¼1 μs. The calculated
ENCwp for the Si device at different temperatures and bias condi-
tions can be seen in Fig. 2.
At room temperature, the generation current, Igen, dominates in
Si, rather than the diffusion current, Idiff [23]. At a given tempera-
ture, Igen is proportional to the gate to drain depletion layer width,
WD, (Eq. (46)) which, in turn, is proportional to the square root of
the applied voltage, VDG (Eq. (49)). Hence, it can be further seen
that ENCwp is highly dependent on T. For a 10 K temperature rise
(from 300 K to 310 K), the equivalent noise charge contribution
due to white parallel noise (arising from gate current) increased
from 9 e rms to 21 e rms, when τ¼1 μs and the JFET is under
normal operating conditions (i.e. in saturation regionwith the gate
slightly positive). The dependency of the ENCwp to T can be
explained as follows: the generation current, Igen, which dominates
at this temperature range, highly depends on the intrinsic carrier
concentration ni (Eq. (46)). Its temperature dependence is given by
Igenpnipexp 
Eg
2kT
 
ð54Þ
Including the function of τg with temperature, the current at
the drain to gate junction of the Si JFET used in this study, biased at
VDS¼9 V and VGS¼0.2 V, quintupled increasing from 4.2 pA to
20 pA as the temperature increased from 300 K to 310 K. The
current at the drain to gate junction of the SiC JFET, under the
same biasing conditions, remained negligible at 310 K (as it was at
300 K), resulting in a white parallel ENC less than 1 e rms.
A model for computing the equivalent noise charge contribu-
tion of the input JFET of a charge sensitive preampliﬁer without
the feedback resistor has been presented. Given the material and
geometry of the JFET (channel length, width and height), and the
Table 2
Comparison between computed parameters for the Si and the SiC devices.
Si JFET SiC JFET
Intrinsic carrier concentration (m3) 8.611015 1.88100
Built in voltage (V) 0.978 2.841
Input capacitance (pF) 0.51 0.25
Transconductance (mS) 4.48 0.84
Corner frequency over transition frequency 2.61105 3.18104
Gate current (pA) 4.22 81030
Drain current (mA) 11 0.2 1
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Fig. 1. Calculated equivalent noise charge for a Si JFET (black symbols) and a SiC
JFET (gray symbols) at T¼300 K having the same geometry (contribution of only
the input JFET is included). Total noise – squares; White parallel (WP) noise –
square dots; White series (WS) noise – round dots; 1/f noise – solid line; Dielectric
noise – long dash dots. The white parallel and dielectrics noise of the SiC JFET are
not included in the graph since their contribution is less than 1 e rms.
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Fig. 2. Calculated equivalent noise charge contribution due to white parallel noise
for the Si JFET at τ¼1 μs under two bias conditions.
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doping concentration at the channel and gate, the model enabled
computation of the equivalent noise charge with varied tempera-
ture, shaping time and bias condition of the JFET. Using this model,
it has been shown that a JFET made of SiC has lower noise
contribution compared to the same geometry JFET made of Si.
This was mostly attributed to the higher gate current presented in
the Si device compared to SiC at T¼300 K, with the latter being
limited by its 1/f noise. Also, the large dependence of the white
parallel noise to small increments in temperature has been under-
lined which makes the use of a wide bandgap JFET at elevated
temperatures particularly advantageous.
It should be noted here that the above results are based on
analytical theory, and experimentally determined values might be
different due to non-idealities in the devices. Such measurements
are planned and will be reported separately in due course.
5. Conclusions
The parameters of the input transistor which affect the total
noise of the system have been discussed in the previous sections.
Input transistor capacitance, Ci, is added in the total capacitance of
the input of the preampliﬁer, CT, which affects the series white
noise and the 1/f noise contribution to the total noise. It has been
shown that the input capacitance of the JFET, Ci, should match the
input load capacitance, C 0d, once the latter has been minimized.
The input transistor capacitance is proportional to the channel
length, l, and width, W. When reducing the dimensions of the
gate-channel junction Ci decreases. However, as W decreases, the
transconductance, gm, is also decreased, which results in higher
series white noise spectral density. In order that the transconduc-
tance be as large as possible, a relatively large width is required.
When the detector capacitance dominates over the transistor
capacitance, a large width, and consequently a large Ci value, does
not result in signiﬁcant noise increment. However, a big Ci value
can be balanced by matching it to the detector capacitance. Hence,
by increasing the width of the channel, the resulting increment in
Ci can be regarded negligible for the capacitively matched case.
The gate current of the JFET, IG (deﬁned in Section 3.4),
contributes to the parallel white noise, degrading the spectral
resolution of the system. It is mainly formed by the leakage
current of the detector, ILD, except when it is very low (in the
range of fA) where the FET leakage current typically dominates for
Si and narrower bandgap materials. The FET itself determines the
drain to gate current which comes from thermal and impact
ionization of carriers in the corresponding depletion layer. It has
been shown that this leakage current is reduced when IDSS is
chosen to be relatively small and the channel length, l, is chosen to
be relatively big, which both decrease the drain current, ID.
However, large channel lengths result in higher input capacitance,
Ci. Instead, it has been shown that wide bandgap semiconductor
materials may be used to reduce the drain to gate leakage current
compensating for a small channel length.
Having an input JFET with low input capacitance, Ci, and a high
transconductance, gm, at the desired operating point, results in a
small value of the 1/f parameter, α1/f. This has a direct effect on the
ratio fc/fT and consequently in the 1/f noise contribution. Low
ﬂicker noise requires a low fc/fT ratio, which is achieved with α1/f as
small as possible.
The contribution of the input transistor to dielectric noise was
also discussed. Eliminating the package of the FET by integrated
the FET's die onto the detector is clearly advantageous [7] as is
integrating the FET with the detector as in a DEPFET detector [27].
The latter is an achievement that is well established in Si, but it is
yet to be demonstrated in SiC. Furthermore and synergistic with
this, it has been shown that using a JFET made of semiconductor
materials with lower dissipation factor that Si, such as SiC, results
in signiﬁcant reduction of the equivalent noise charge contribution
due to dielectric noise, which in some situations can set the lower
limit to the system. In addition, the white parallel noise compo-
nent arising from a SiC JFET was computed to be negligible
compared to the white parallel noise component arising from
the same geometry Si JFET at long shaping times and 300 K. The
difference in their white parallel noise was found to be even bigger
as the temperature further increased, making the use of SiC JFET at
elevated temperatures beneﬁcial. Experimental characterization of
SiC JFETs is required in order to validate the present theoretical
analysis and help demonstrate the usefulness of wide bandgap
input FETs for high temperature, extreme environment X-ray
spectroscopy. Such measurements are planned and will be
reported separately in due course.
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